

PSEUDO-NMOS LOGIC HAVING A FEEDBACK CONTROLLER

FIELD OF INVENTION

The present invention generally relates to CMOS logic circuits, and more particularly to a pseudo-NMOS logic circuit with numerous inputs.

BACKGROUND

A pseudo-NMOS logic implemented in a CMOS circuit typically includes a load PFET (PMOS) with its gate tied to ground (GND), so that the load PFET is always ON. The source and the drain of the load PFET are connected between the supply voltage (VDD) and a "pulldown" NFET tree or circuit, respectively. A typical conventional pseudo-NMOS logic implemented in a CMOS circuit is shown in FIG. 3, where Z is the output node of the pseudo-NMOS logic. The pulldown NFET tree implements the desired equations of the pseudo-NMOS logic. A conventional pseudo-NMOS logic implementing a NOR equation, for example, is shown in FIG. 4.

In a wide "fan-in" implementation of the pseudo-NMOS logic having numerous inputs to the pulldown tree, such as the NOR circuit shown in FIG. 4, "leakage" in the NFETs of the pulldown tree becomes a problem when the output at the node Z is high. A leakage occurs when there is undesirable current flow from source to drain even when the input voltage to the NFETs is zero or near zero. In other words, the NFETs do not act as a perfect switch. Power differential or noise at the inputs to the NFETs exacerbates the leakage problem, which results in noise being

transmitted to other circuits that are connected to the output node Z of the pseudo-NMOS circuit.

The size (i.e., the width) of the load PFET can be increased to counter input noise and NFET leakage. In this manner the PFET becomes stronger (i.e., able to drive more current) so that there is less impact on the PFET by the leakage. However, this approach undesirably increases the voltage output level (VOL) when the NFETs are turned ON to produce a logical LOW value at the output Z. Alternatively, the size of the NFETs can be decreased. However, this method also results in increasing VOL.

SUMMARY OF THE INVENTION

In accordance with one embodiment of the present invention, a pseudo-NMOS circuit includes a first PFET electrically connected between a power supply and an output node. An NFET circuit is connected between the output node and ground and has a plurality of inputs. A second PFET is electrically connected between the power supply and the output node, and has a gate which is controlled by a signal at the output node.

DESCRIPTION OF THE DRAWINGS

FIGURE 1 is a circuit diagram of a pseudo-NMOS logic circuit in accordance with one embodiment of the present invention;

FIG. 2 is the pseudo-NMOS logic circuit of FIG. 1 implementing a large high fan-in input NOR gate;

FIG. 3 is a conventional pseudo-NMOS logic circuit; and,

FIG. 4 is a conventional pseudo-NMOS logic circuit of FIG. 3 implementing a high fan-in input NOR gate.

DETAILED DESCRIPTION OF THE INVENTION

Turning now to FIG. 1, a pseudo-NMOS circuit in accordance one embodiment of the present invention is indicated generally at 10 and includes a load PFET (or PMOS) 12 having a gate 14 tied to ground (GND) so that the PFET is

always ON. A source 16 of the load PFET 12 is connected to the supply voltage (VDD), and a drain 18 is connected to a "pulldown" NFET tree or circuit 20 at an output node Z of the pseudo-NMOS circuit 10. The NFET tree 20 is also connected to ground GND. The NFET tree 20 implements the desired equation of the pseudo-NMOS logic 10 and produces the result at the output node Z.

A feedback PFET (or PMOS) 22 is also connected between VDD and the NFET tree 20, parallel to the load PFET 12. A source 24 and a drain 26 of the feedback PFET 22 are connected respectively to VDD and the output node Z, as with the load PFET 12. A gate 28 of the feedback PFET 22, however, is connected to an output node FB of an inverter circuit 30.

The inverter circuit 30 includes a PFET (or PMOS) 32 connected to an NFET (or NMOS) 34, with a drain 36 of the PFET 32 connected to a drain 38 of the NFET 34 at the output node FB. A source 40 of the PFET 32 is connected to VDD, and a source 42 of NFET 34 is connected to GND. Gates 44, 46 of PFET 32 and NFET 34, respectively, are both commonly connected to the output node Z.

Turning now to FIG. 2, the NFET tree 20 is shown implementing a NOR gate 49, for example, having a plurality of inputs IN₁ to IN_N for corresponding NFETs 48 that make up the NOR gate. The NFETs 48 are connected in parallel to each other with their gates 50 tied to the corresponding inputs IN₁ to IN_N. Drains 52 of the NFETs 48 are all connected to the output node Z, and sources 54 are connected to GND.

In operation, when all inputs IN₁ to IN_N transition LOW, voltage at the output node Z rises due to the load PFET 12 conducting current. As the output Z goes HIGH (a logical 1), the inverter circuit 30 outputs a LOW at the node FB, since the gates 44, 46 of the PFET 32 and NFET 34 are connected to the output node Z. As a result, the feedback PFET 22 (the gate 28 of which is connected to the output node FB) turns ON, thereby aiding in the transition of the output node Z to HIGH. In this manner, the feedback PFET 22 helps to maintain VOH (i.e., the voltage output level at the output node Z) when the NFETs 48 of the NOR gate 49 are turned OFF to produce a logical HIGH value in the presence of input noise or GND differentials on the inputs of the NOR gate NFETS.

1 As one or more of the inputs IN_1 to IN_N to the NFETs 48 transitions
2 HIGH, the output node Z transitions to a LOW voltage (a logical zero). The load
3 PFET 12 continues to conduct current, since its gate 14 is tied to GND. Initially, the
4 feedback PFET 22 will also conduct current. However, as the output node Z
5 transitions LOW past the trip point of the feedback inverter 30, the node FB goes
6 HIGH. This causes the feedback PFET 22 to turn OFF. Those skilled in the art will
7 recognize that the P-N ratio resulting from the sizing of the PFET 32 relative to the
8 NFET 34 of the feedback inverter 30 determines how quickly the feedback PFET will
9 turn OFF. Turning OFF the feedback PFET 22 allows the output node Z transition
10 going LOW to occur faster, since the pulldown NFET tree 20 (i.e., the NOR gate 49 in
11 the example above) does not have to “fight” with the feedback PFET 22 in an attempt
12 to pull the output to GND. With the feedback PFET 22 turned OFF, VOL decreases
13 thereby improving the noise margin (i.e., the range of input voltage that is interpreted
14 as being a logical LOW) of a circuit (not shown) that receives its input from the output
15 node Z.

16 From the foregoing description, it should be understood that an
17 improved circuit topology of a pseudo-NMOS logic has been shown and described
18 which has many desirable attributes and advantages. In accordance with one
19 embodiment, a second PFET is connected in parallel to the load PFET and controlled
20 via a feedback signal from the output of the pseudo-NMOS circuit. This arrangement
21 results in improved input/output noise margin and reduced power consumption.

22 While various embodiments of the present invention have been shown
23 and described, it should be understood that other modifications, substitutions and
24 alternatives are apparent to one of ordinary skill in the art. Such modifications,
25 substitutions and alternatives can be made without departing from the spirit and scope
26 of the invention, which should be determined from the appended claims.

27 Various features of the invention are set forth in the appended claims.